Innovative MPSoC Architectures : memory hierarchy , reconfigurable
نویسندگان
چکیده
Scientific Integration and optimization of Multiprocessor hardware/software systems Fields of expertise Multiprocessor architecture, Network on chip, Memory subsystems, On chip embedded operating system, Fast simulation of digital systems, Methods and tools for system level synthesis, Reconfigurable architectures Know-how Design of circuits and integrated systems, FPGA, Operating systems, Software/hardware integration Industrial transfer Patent for 3D asynchronous circuitry, patent pending on buffer sharing in NoCs, 8 CIFRE theses over the 4 last years (2010 – 2014) Re Research keywords search kords System simulation, network-on-chip, memory hierarchies, 3D design, reconfigurable computing, low-level software, digital system architecture, dynamic binary translation
منابع مشابه
Exploiting the Distributed Foreground Memory in Coarse Grain Reconfigurable Arrays for Reducing the Memory Bottleneck in DSP Applications
This paper presents a methodology for memory-aware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in the minimization of the data memory accesses for DSP and multimedia applications. Additionally, the realistic 2-Dimensional coarse-grained reconfigurable architecture template to which the mapping methodology targets, models a large number of existing coarse-grain...
متن کاملA Scalable Pipelined Associative SIMD Array with Reconfigurable PE Interconnection Network for Embedded Applications
This paper describes the FPGA implementation of a specialized SIMD processor array for embedded applications. An alternative to traditional SoC or MPSoC architectures, this array combines the massive parallelism inherent in SIMD architectures with the search capabilities of associative computing, producing a SIMD Processor Array System on a Chip (PASoC) well suited for applications such as data...
متن کاملA Framework for Memory and Communication Architecture Co-synthesis in MPSoCs
Memory and communication architectures have a significant impact on the cost, performance, and timeto-market of complex multi-processor system-on-chip (MPSoC) designs. The memory architecture dictates most of the data traffic flow in a design, which in turn influences the design of the communication architecture. Thus there is a need to co-synthesize the memory and communication architectures t...
متن کاملDagstuhl Seminar 10281 , Dynamically Reconfigurable Architectures , 11 . - 16 . 07 . 2010 Dynamically Reconfigurable Architectures
Dynamic and partial reconfiguration of hardware architectures such as FPGAs and coarse grain processing arrays bring an additional level of flexibility in the design of electronic systems by exploiting the possibility of configuring functions on-demand during run-time. When compared to emerging software-programmable MultiProcessor System-on-a-Chip (MPSoC) solutions, they benefit a lot from lowe...
متن کاملPerformance Estimation for the Exploration of CPU-Accelerator Architectures
In this paper we present an approach for studying the design space when interfacing reconfigurable accelerators with a CPU. For this purpose we introduce a framework based on the LLVM infrastructure that performs hardware/software partitioning with runtime estimation utilizing profiling information and code analysis. We apply it to reconfigurable accelerators that are controlled by a CPU via a ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015